ATTINY261V-10MU中文资料

整理文档很辛苦,赏杯茶钱您下走!

免费阅读已结束,点击下载阅读编辑剩下 ...

阅读已结束,您可以下载文档离线阅读编辑

资源描述

Features•HighPerformance,LowPowerAVR®8-BitMicrocontroller�AdvancedRISCArchitecture–123PowerfulInstructions–MostSingleClockCycleExecution–32x8GeneralPurposeWorkingRegisters–FullyStaticOperation�Non-volatileProgramandDataMemories–2/4/8KByteofIn-SystemProgrammableProgramMemoryFlash(ATtiny261/461/861)Endurance:10,000Write/EraseCycles–128/256/512BytesIn-SystemProgrammableEEPROM(ATtiny261/461/861)Endurance:100,000Write/EraseCycles–128/256/512BytesInternalSRAM(ATtiny261/461/861)–ProgrammingLockforSelf-ProgrammingFlashProgramandEEPROMDataSecurity�PeripheralFeatures–8/16-bitTimer/CounterwithPrescalerandTwoPWMChannels–8/10-bitHighSpeedTimer/CounterwithSeparatePrescaler3HighFrequencyPWMOutputswithSeparateOutputCompareRegistersProgrammableDeadTimeGenerator–UniversalSerialInterfacewithStartConditionDetector–10-bitADC11SingleEndedChannels16DifferentialADCChannelPairs15DifferentialADCChannelPairswithProgrammableGain(1x,8x,20x,32x)–ProgrammableWatchdogTimerwithSeparateOn-chipOscillator–On-chipAnalogComparator�SpecialMicrocontrollerFeatures–debugWIREOn-chipDebugSystem–In-SystemProgrammableviaSPIPort–ExternalandInternalInterruptSources–LowPowerIdle,ADCNoiseReduction,andPower-downModes–EnhancedPower-onResetCircuit–ProgrammableBrown-outDetectionCircuit–InternalCalibratedOscillator�I/OandPackages–16ProgrammableI/OLines–20-pinPDIP,20-pinSOICand32-padMLF�OperatingVoltage:–1.8-5.5VforATtiny261V/461V/861V–2.7-5.5VforATtiny261/461/861�SpeedGrade:–ATtiny261V/461V/861V:0-4MHz@1.8-5.5V,0-10MHz@2.7-5.5V–ATtiny261/461/861:0-10MHz@2.7-5.5V,0-20MHz@4.5-5.5V�IndustrialTemperatureRange�LowPowerConsumption–ActiveMode:1MHz,1.8V:380μA–Power-downMode:0.1μAat1.8V8-bitMicrocontrollerwith2/4/8KBytesIn-SystemProgrammableFlashATtiny261/VATtiny461/VATtiny861/VPreliminarySummary2588BS–AVR–11/0622588BS–AVR–11/06ATtiny261/461/8611.PinConfigurationsFigure1-1.PinoutATtiny261/461/861Note:ThelargecenterpadunderneaththeQFN/MLFpackageshouldbesolderedtogroundontheboardtoensuregoodmechanicalstability.1.1DisclaimerTypicalvaluescontainedinthisdatasheetarebasedonsimulationsandcharacterizationofotherAVRmicrocontrollersmanufacturedonthesameprocesstechnology.MinandMaxvalueswillbeavailableafterthedeviceischaracterized.1234567891020191817161514131211(MOSI/DI/SDA/OC1A/PCINT8)PB0(MISO/DO/OC1A/PCINT9)PB1(SCK/USCK/SCL/OC1B/PCINT10)PB2(OC1B/PCINT11)PB3VCCGND(ADC7/OC1D/CLKI/XTAL1/PCINT12)PB4(ADC8/OC1D/CLKO/XTAL2/PCINT13)PB5(ADC9/INT0/T0/PCINT14)PB6(ADC10/RESET/PCINT15)PB7PA0(ADC0/DI/SDA/PCINT0)PA1(ADC1/DO/PCINT1)PA2(ADC2/INT1/USCK/SCL/PCINT2)PA3(AREF/PCINT3)AGNDAVCCPA4(ADC3/ICP0/PCINT4)PA5(ADC4/AIN2/PCINT5)PA6(ADC5/AIN0/PCINT6)PA7(ADC6/AIN1/PCINT7)PDIP/SOIC1234567824232221201918173231302928272625910111213141516NC(OC1B/PCINT11)PB3NCVCCGNDNC(ADC7/OC1D/CLKI/XTAL1/PCINT12)PB4(ADC8/OC1D/CLKO/XTAL2/PCINT13)PB5NCPA2(ADC2/INT1/USCK/SCL/PCINT2)PA3(AREF/PCINT3)AGNDNCNCAVCCPA4(ADC3/ICP0/PCINT4)NC(ADC9/INT0/T0/PCINT14)PB6(ADC10/RESET/PCINT15)PB7NC(ADC6/AIN1/PCINT7)PA7(ADC5/AIN0/PCINT6)PA6(ADC4/AIN2/PCINT5)PA5NCPB2(SCK/USCK/SCL/OC1B/PCINT10)PB1(MISO/DO/OC1A/PCINT9)PB0(MOSI/DI/SDA/OC1A/PCINT8)NCNCNCPA0(ADC0/DI/SDA/PCINT0)PA1(ADC1/DO/PCINT1)QFN/MLF32588BS–AVR–11/06ATtiny261/461/8612.OverviewTheATtiny261/461/861isalow-powerCMOS8-bitmicrocontrollerbasedontheAVRenhancedRISCarchitecture.Byexecutingpowerfulinstructionsinasingleclockcycle,theATtiny261/461/861achievesthroughputsapproaching1MIPSperMHzallowingthesystemdesignertooptimizepowerconsumptionversusprocessingspeed.2.1BlockDiagramFigure2-1.BlockDiagramPORTA(8)PORTB(8)USITimer/Counter1Timer/Counter0A/DConv.InternalBandgapAnalogComp.SRAMFlashEEPROMWatchdogOscillatorWatchdogTimerOscillatorCircuits/ClockGenerationPowerSupervisionPOR/BOD&RESETVCCGNDPROGRAMLOGICdebugWIREAGNDAREFAVCCDATABUSPA[0..7]PB[0..7]11RESETXTAL[1..2]CPU342588BS–AVR–11/06ATtiny261/461/861TheAVRcorecombinesarichinstructionsetwith32generalpurposeworkingregisters.Allthe32registersaredirectlyconnectedtotheArithmeticLogicUnit(ALU),allowingtwoindependentregisterstobeaccessedinonesingleinstructionexecutedinoneclockcycle.Theresultingarchitectureismorecodeefficientwhileachievingthroughputsuptotentimesfasterthancon-ventionalCISCmicrocontrollers.TheATtiny261/461/861providesthefollowingfeatures:2/4/8KbyteofIn-SystemProgrammableFlash,128/256/512bytesEEPROM,128/256/512bytesSRAM,6generalpurposeI/Olines,32generalpurposeworkingregisters,one8-bitTimer/Counterwithcomparemodes,one8-bithighspeedTimer/Counter,UniversalSerialInterface,InternalandExternalInterrupts,a4-channel,10-bitADC,aprogrammableWatchdogTimerwithinternalOscillator,andthreesoftwareselect-ablepowersavingmodes.TheIdlemodestopstheCPUwhileallowingtheSRAM,Timer/Counter,ADC,AnalogComparator,andInterruptsystemtocontinuefunctioning.ThePower-downmodesavestheregistercontents,disablingallchipfunctionsuntilthenextInter-ruptorHardwareReset.TheADCNoiseReductionmodestopstheCPUandallI/OmodulesexceptADC,tominimizeswitchingnoiseduringADCconversions.ThedeviceismanufacturedusingAtmel’shighdensitynon-volatilememorytechnology.TheOn-chipISPFlashallowsthe

1 / 19
下载文档,编辑使用

©2015-2020 m.777doc.com 三七文档.

备案号:鲁ICP备2024069028号-1 客服联系 QQ:2149211541

×
保存成功