基于逻辑设计的光纤通信8B_10B编解码方法研究

整理文档很辛苦,赏杯茶钱您下走!

免费阅读已结束,点击下载阅读编辑剩下 ...

阅读已结束,您可以下载文档离线阅读编辑

资源描述

82Vol.8No.220034JOURNALOFCIRCUITSANDSYSTEMSApril2003*18B/10B28B/10B4913B/4BHGF(3B)0000010100111001011101111011100101011100110110100110111001000011001000011000fghj(4B)011138B/10B28B/10B8502RD-46B(abcdei)1001110111011011011101011110010101110110111110101100111101101011100111101010115B(EDCBA)0000000001000100010001000011111000010111110001101111101111101111128B/10B515D4852GorsheSS,WilsonT.Transparentgenericframingprocedure(GFP):aprotocolforefficienttransportofblock-codeddatathroughSONET/SDHnetworks[J].IEEECommunicationsMagazine,2002-05,40(5):88–95.[2],.VLSI[J].,2002-03,(6).[3]FukaishiM,NakamuraK,HeiuchiH,etal.A20-Gb/sCMOSMultichannelTransmitterandReceiverChipSetforUltra-high-resolutionDigitalDisplays[J].IEEEJournalofSolid-StateCircuits,2000-11,35(11):1611–1618.67D8928B/10B53[4]LeeChanGoo,LeeHyeongHo,KimDaeYoung,etal.Anewlinecodefor10-GigabitEthernet:B810[A].IEEEInternationalConferenceonCommunications[C].NewOrleans,USA,2000,(3):1774–1777.[5]TanabeA,UmetaniM,FujiwaraI,etal.0.18-mCMOS10-Gb/smultiplexer/demultiplexerICsusingcurrentmodelogicwithtolerancetothresholdvoltagefluctuation[J].IEEEJournalofSolid-StateCircuits,2001-06,36(6):988-996.[6]SungKi-Hyuk,KimLee-Sup.Newdynamicflip-flopsforhigh-speeddual-modulusprescaler[J].IEEEJournalofSolid-StateCircuits,2000-06,35(6):919-920.1974-19961965-,863Studyon8B/10BEncodingandDecodingMethodBasedonLogicAnalysisforFiberCommunicationZHAOWen-hu,WANGZhi-gong,FEIRui-xia,ZHUEn,WUWei(InstituteofRF&OEICs,SoutheastUniversity,Nanjing210096,China)Abstract:Basedonlogicanalysis,inherentrelationshipbetweenof8B/10Bcodeandtheencode-and-decodingmethodisinvestigated.Withoptimizedlogicgates,thismethodcanbeappliedeasilyandeffectivelytohighspeedandlow-power-consumptionICdesign.ForICrealization,TSPCD-typeflip-flopasthekeycircuithasbeendevelopedusingastandard0.25mCMOStechnology.ThecoreareaofthisD-typeflip-flopis200m2.Undertheconditionof50loadandbinary-frequency-divisionof2.37GHzclock,1.58Vp-poutputvoltagecanbeavailable.Thedutycycleratiooftheoutputvoltageis49%andthephasejitteris4psrms.Thesimulationandtestresultsshowthatthemethodnotonlysimplifiesthedesignbutalsoextendsitsapplicationindifferentcommunicationsystems.Keywords:8B/10BCode;Encoding;Decoding;LogicAnalysis;IntegratedCircuit

1 / 6
下载文档,编辑使用

©2015-2020 m.777doc.com 三七文档.

备案号:鲁ICP备2024069028号-1 客服联系 QQ:2149211541

×
保存成功