74HC4051

整理文档很辛苦,赏杯茶钱您下走!

免费阅读已结束,点击下载阅读编辑剩下 ...

阅读已结束,您可以下载文档离线阅读编辑

资源描述

1.GeneraldescriptionThe74HC4051;74HCT4051isahigh-speedSi-gateCMOSdeviceandispincompatiblewithLow-powerSchottkyTTL(LSTTL).ThedeviceisspecifiedincompliancewithJEDECstandardno.7A.The74HC4051;74HCT4051isan8-channelanalogmultiplexer/demultiplexerwiththreedigitalselectinputs(S0toS2),anactive-LOWenableinput(E),eightindependentinputs/outputs(Y0toY7)andacommoninput/output(Z).WithELOW,oneoftheeightswitchesisselected(lowimpedanceON-state)byS0toS2.WithEHIGH,allswitchesareinthehigh-impedanceOFF-state,independentofS0toS2.VCCandGNDarethesupplyvoltagepinsforthedigitalcontrolinputs(S0toS2,andE).TheVCCtoGNDrangesare2.0Vto10.0Vfor74HC4051and4.5Vto5.5Vfor74HCT4051.Theanaloginputs/outputs(Y0toY7,andZ)canswingbetweenVCCasapositivelimitandVEEasanegativelimit.VCC-VEEmaynotexceed10.0V.Foroperationasadigitalmultiplexer/demultiplexer,VEEisconnectedtoGND(typicallyground).2.Features■Wideanaloginputvoltagerange:±5V■LowON-stateresistance:◆80Ω(typical)atVCC-VEE=4.5V◆70Ω(typical)atVCC-VEE=6.0V◆60Ω(typical)atVCC-VEE=9.0V■Logicleveltranslation:◆Toenable5Vlogictocommunicatewith±5Vanalogsignals■Typical‘breakbeforemake’builtin3.Applications■Analogmultiplexinganddemultiplexing■Digitalmultiplexinganddemultiplexing■Signalgating74HC4051;74HCT40518-channelanalogmultiplexer/demultiplexerRev.03—19December2005Productdatasheet74HC_HCT4051_3©KoninklijkePhilipsElectronicsN.V.2005.Allrightsreserved.ProductdatasheetRev.03—19December20052of32PhilipsSemiconductors74HC4051;74HCT40518-channelanalogmultiplexer/demultiplexer4.Quickreferencedata[1]CPDisusedtodeterminethedynamicpowerdissipation(PDinμW):PD=CPD×VCC2×fi+∑{(CL+CS)×VCC2×fo}where:fi=inputfrequencyinMHz;fo=outputfrequencyinMHz;∑{(CL+CS)×VCC2×fo}=sumofoutputs;CL=outputloadcapacitanceinpF;CS=switchcapacitanceinpF;VCC=supplyvoltageinV.[2]For74HC4051theconditionisVI=GNDtoVCC.[3]For74HCT4051theconditionisVI=GNDtoVCC-1.5V.Table1:QuickreferencedataVEE=GND=0V;Tamb=25°C;tr=tf=6ns.SymbolParameterConditionsMinTypMaxUnitType74HC4051tPZH,tPZLturn-ONtimeCL=15pF;RL=1kΩ;VCC=5VEtoVos-22-nsSntoVos-20-nstPHZ,tPLZturn-OFFtimeCL=15pF;RL=1kΩ;VCC=5VEtoVos-18-nsSntoVos-19-nsCiinputcapacitance-3.5-pFCPDpowerdissipationcapacitance(perswitch)[1][2]-25-pFCSswitchcapacitanceindependentinput/outputYn-5-pFcommoninput/outputZ-25-pFType74HCT4051tPZH,tPZLturn-ONtimeCL=15pF;RL=1kΩ;VCC=5VEtoVos-22-nsSntoVos-24-nstPHZ,tPLZturn-OFFtimeCL=15pF;RL=1kΩ;VCC=5VEtoVos-16-nsSntoVos-20-nsCiinputcapacitance-3.5-pFCPDpowerdissipationcapacitance(perswitch)[1][3]-25-pFCSswitchcapacitanceindependentinput/outputYn-5-pFcommoninput/outputZ-25-pF74HC_HCT4051_3©KoninklijkePhilipsElectronicsN.V.2005.Allrightsreserved.ProductdatasheetRev.03—19December20053of32PhilipsSemiconductors74HC4051;74HCT40518-channelanalogmultiplexer/demultiplexer5.OrderinginformationTable2:OrderinginformationTypenumberPackageTemperaturerangeNameDescriptionVersionType74HC405174HC4051N-40°Cto+125°CDIP16plasticdualin-linepackage;16leads(300mil)SOT38-474HC4051D-40°Cto+125°CSO16plasticsmalloutlinepackage;16leads;bodywidth3.9mmSOT109-174HC4051DB-40°Cto+125°CSSOP16plasticshrinksmalloutlinepackage;16leads;bodywidth5.3mmSOT338-174HC4051PW-40°Cto+125°CTSSOP16plasticthinshrinksmalloutlinepackage;16leads;bodywidth4.4mmSOT403-174HC4051BQ-40°Cto+125°CDHVQFN16plasticdualin-linecompatiblethermalenhancedverythinquadflatpackage;noleads;16terminals;body2.5×3.5×0.85mmSOT763-1Type74HCT405174HCT4051N-40°Cto+125°CDIP16plasticdualin-linepackage;16leads(300mil)SOT38-474HCT4051D-40°Cto+125°CSO16plasticsmalloutlinepackage;16leads;bodywidth3.9mmSOT109-174HCT4051DB-40°Cto+125°CSSOP16plasticshrinksmalloutlinepackage;16leads;bodywidth5.3mmSOT338-174HCT4051PW-40°Cto+125°CTSSOP16plasticthinshrinksmalloutlinepackage;16leads;bodywidth4.4mmSOT403-174HCT4051BQ-40°Cto+125°CDHVQFN16plasticdualin-linecompatiblethermalenhancedverythinquadflatpackage;noleads;16terminals;body2.5×3.5×0.85mmSOT763-174HC_HCT4051_3©KoninklijkePhilipsElectronicsN.V.2005.Allrightsreserved.ProductdatasheetRev.03—19December20054of32PhilipsSemiconductors74HC4051;74HCT40518-channelanalogmultiplexer/demultiplexer6.FunctionaldiagramFig1.LogicsymbolFig2.IEClogicsymbolFig3.Schematicdiagram(oneswitch)001aad54113Y01411Y1S010S19S26E15Y212Y31Y45Y5Z32Y64Y720MUX/DMUX13G81415123152401234567001aad5428X07111096001aad544fromlogicVCCVEEVEEVCCVCCVEEYZVCC74HC_HCT4051_3©KoninklijkePhilipsElectronicsN.V.2005.Allrightsreserved.ProductdatasheetRev.03—19December20055of32PhilipsSemiconductors74HC4051;74HCT40518-channelanalogmultiplexer/demultiplexerFig4.Functionaldiagram001aad543LOGICLEVELCONVERSION1116VCC13Y0S01-OF-8DECODER14Y115Y212Y31Y45Y52Y64Y73Z10S19S2687GNDVEEE74HC_HCT4051_3©KoninklijkePhilipsElectronicsN.V.2005.Allrightsreserved.ProductdatasheetRev.03—19December20056of32PhilipsSemiconductors74HC4051;74HCT40518-channelanalogmultiplexer/demultiplexer7.Pinninginformation7.1Pinning7.2Pindescription(1)Thediesubstrateisattachedtothispadusingconductivedieattachmaterial.Itcannotbeusedasasupplypinorinput.Fig5.PinconfigurationDIP16,SO16,and(T)SSOP16Fig6.PinconfigurationDHVQFN16Y4VCCY6Y2

1 / 32
下载文档,编辑使用

©2015-2020 m.777doc.com 三七文档.

备案号:鲁ICP备2024069028号-1 客服联系 QQ:2149211541

×
保存成功