Cadence Allegro SI培训课件Lesson4

整理文档很辛苦,赏杯茶钱您下走!

免费阅读已结束,点击下载阅读编辑剩下 ...

阅读已结束,您可以下载文档离线阅读编辑

资源描述

LearningObjectivesLesson4ExtractingandSimulatingTopologiesExtractatopologyfileusedforsingle-netanalysis.SimulateatopologyusingSigXplorer.UsetheSigWavewaveformmeasurementtool.CorrelateCadencereportedsimulationresultdatawithwaveformmeasurements.UsetheSigXplorersimulationfiles.TheAllegroPCBSIDesignFlowPre-PlacementSolutionSpaceAnalysisConstraint-DrivenFloorplanningConstraint-DrivenRoutingPost-RouteDRCPost-RouteAnalysisTheAllegroPCBSIDesignFlowconsistsofthefollowingsixsteps:EYouareHereDoubleClickHeretoOpentheImagePre-RouteExtractionSetup—DefaultModelSelectionFromtheAllegroPCBSImenuselectAnalyze—SI/EMISim—Preferences.DeterminesiftheDefaultIOCellmodelsaretobeused.DetermineswhichIOCellmodelistobeusedwhenthesimulatorencountersadriverorreceiverpinwithoutanassignedIOCellmodelOpenstheModelBrowsertoallowaccesstomodelscurrentlyloaded.DetermineshowthesimulatorobtainstheBufferDelay.Pre-RouteExtractionSetup—UnroutedInterconnectFromtheAllegroPCBSImenuselectAnalyze—SI/EMISim—Preferences.Setsthedefaultlengthforunroutedtransmissionlines.Setsthedefaultimpedancevalue.Setsthedefaultpropagationvelocityforunroutedtransmissionlines.Setsthedefaultdifferentialimpedanceforunroutedtransmissionlines.Setsthedefaultdifferentialvelocityforunroutedtransmissionlines.Pre-RouteTemplateExtractionFromtheAllegroPCBSImenuselectSetup—ElectricalConstraintSpreadsheet.TheXnetincludesthedrivers,receiversandinterconnectsofanextendednet.WhatarePhysicalNetsandXnetsElectricalNetsandPhysicalNets.Thissingleextendednet(Xnet)containstwophysicalnets.NetCLK0_1NetCLK0RLabUnroutedInterconnectExtractionSetupPre-LayoutTopologyExtractionforAnalysisSession-1SigXplorer610Pull-DownMenusSpreadsheetTabsNew,Open,SaveZoomfunctionsUndoNotesCanvasCleanupAccessModelBrowsertoaddanelementMove,Copy,Delete,Rotate,MirrorelementsSimulateUpdatecmHelpCommandConsoleModelIntegritySignalLibrarySigXplorerCommandTabSigXplorerParametersTabToggletodisplaytheunitsontheTLinetoLengthorTime.LengthTimeSigXplorerMeasurementsTabMeasurementsselectedwillhaveanXmarkinthecheckbox.SigXplorerResultsTabStartingSigXplorerSimulationAnalysisPreferences—PulseStimulusFromtheSigXplorermenuselectAnalyze—Preferences.Setthepulsenumbertomeasurefromaseriesofpulses.Setlaunchtimeoffsetbetweentheprimarydriverandneighbornetdrivers.AnalysisPreferences—SimulationParametersDefaultstimulusperiod100-----------------------------------------------=Default10ps20ps50ps100ps200ps500ps1ns2ns5ns10ns0.5ps1ps2ps5psFromtheSigXplorermenuselectAnalyze—Preferences.BandwidthforInterconnectParasiticstobesolvedbytheFieldSolver.FromLibraryOn-the-flyNoBufferDelayAnalysisPreferences—SimulationModesFromtheSigXplorermenuselectAnalyze—Preferences.Setsimulationspeedmode.ActiveDriverAllDriversAnalysisPreferences—MeasurementModesInputThresholdsVmeasAllSelectOneFromtheSigXplorermenuselectAnalyze—Preferences.ReflectionCrosstalkEMICheckthisboxtoobtaindelayanddistortionateachdriver.IOCellStimulusEditYouinvokethisformfromadriverintheSigXplorerworkspace.Usetheformtosetyourstimulusoptions.IOCellStimulusEdit(Continued)ClockDataEnableYouusethisformtosetyourcustomstimulusoptionsforIOCell.AsyncPeriodicSyncClockedLabSettingUpSimulationPreferencesandExecutingaReflectionSimulationSession-2WhatisSigWave?SigWavewindowcomponents:WaveformlibrarywindowEyeDiagramFFTModeBusModeCartesianModeSpreadsheetWaveformwindowMenuBarToolBarStatusBarSigWaveImportsandExportsTypesoffilesthatcanbeimportedintoSigWaveTypesoffilesthatcanbeexportedfromSigWaveSigWaveCurrentWaveformsSigWavewindowcomponents:WaveformlibrarywindowWaveformwindowMenuBarToolBarStatusBarSigWaveWaveformLibraryDelayMeasurements—RisingEdgePropagationDelayFinalSettleDelayFirstSwitchDelayVILMaxVIHMinRisingVmeasBufferDelayPropagationDelayPropagationDelayFirstSwitchDelayMaximumFlightTimeFinalSettleDelayMinimumFlightTimeDriverWaveformReceiverWaveformComponentThresholdsMeasurementThresholdBufferCadenceA.K.ATerminologyTranslationVoltageHighVoltageLowBufferDelayTimetoVrefBufferDelayWaveformDelayMeasurements—FallingEdgePropagationDelayFinalSettleDelayFirstSwitchDelayFallingVmeasBufferDelayDriverWaveformReceiverWaveformVILMaxVIHMinComponentThresholdsMeasurementThresholdBufferVoltageHighVoltageLowPropagationDelayPropagationDelayFirstSwitchDelayMaximumFlightTimeFinalSettleDelayMinimumFlightTimeCadenceA.K.ATerminologyTranslationBufferDelayTimetoVrefBufferDelayWaveformDelayMeasurements—OtherOvershootHighOvershootLowCadenceA.K.AOvershoot(RisingEdge)UndershootOvershoot(FallingEdge)OvershootTerminologyTranslationVILMaxVIHMinNoiseMarginHighNoiseMarginLowVoltageLowDelayMeasurements—MonotonicityDriverReceiverNon-monotonicedgereversalinmidrangeSomecausesofnon-monotonicedge:ExcessiveloadLargefanoutShorttraceswithimpedancediscontinuityVoltageLowVILMaxVIHMinComponentThresholdsDirectoriesandFilesCreatedfromSimulationsignoise.logsigxp.jrlinterconn.imldevices.dmlSigxp.dmlWorkingDirectorysigxp.runsignoise.cfgcasecases.cfgDirectoriesandFilesCreatedfromSimulationcase.cfgsigsimcntl.datprojstate.datcasesimsigsimres.datwaveformssim1.sims

1 / 32
下载文档,编辑使用

©2015-2020 m.777doc.com 三七文档.

备案号:鲁ICP备2024069028号-1 客服联系 QQ:2149211541

×
保存成功