ISL6754EVAL2Z-1600W-ZVS-DC

整理文档很辛苦,赏杯茶钱您下走!

免费阅读已结束,点击下载阅读编辑剩下 ...

阅读已结束,您可以下载文档离线阅读编辑

资源描述

1   ISL6754EVAL2Z1600WZVSDC/DCPowerSupplyUserGuideTheISL6754EVAL2Zisa1600Wdc/dcpowersupplywiththefeaturesofwideinputvoltagerange,currentsharingbetweenchannels,averagecurrentlimit,adjustableoutputvoltage,channelinterleaving,etc.TheISL6754EVAL2Zcanachievehighefficiencyupto95%byadoptingIntersiladvancedZVStechnology.Thisboardistargetedtotheelectricalvehiclechargingsystemandotherhighpowerlevelapplications.SpecificationsCharacteristicsConditionsMinTypMaxUnitFrequency85KHZInputVoltage150450VOutputVoltage916VMaximumOutputCurrent*Vin:150V-250VVin:250V-450V50(Vin=150V)125(Vin=250V)125(Vo13V)AOutputPowerVin:250V-450V1600WEfficiency94%LoadRegulationVin:250V-450V300mVLineRegulationIo:125A10mVRipple&NoiseIo:125A150mVStartUpTimeIo:125A20mSDynamic25%-50%-25%50%-75%-50%1A/us500(Withoutadditionalcapacitor)mVOCPValueVin=350V130AInputUVPValueIo:125A12720VVHysteresisOutputOVPValueIo:125A16.8VVOutputCapacitorIo:125A010000uFTABLE1.SPCIFICATIONS*From250V–150V,theDCDCmustde-ratethemaximumoutputcurrentattherateof0.75A/V.Thatmeans,@150VinputthemaximumDCDCoutputcurrentcanbeonly50A.Similarlytheoutputvoltagewhentheinputvoltagefallsbelow250V,canlinearlyfollowtheinputvoltage.From13V-16Voutput,theDCDCmustde-ratethemaximumoutputcurrent.Thismeans,themaximumoutputpoweroftheDCDCislimitedto1600W.2  PhotoTheboardsize:150mm×220mm×40mm(W×L×H)FIGURE1.ISL6754EVAL2ZBlockDiagramTherearetwoindependentchannelsofZVSfullbridgeconverterwithSRoneachmodule.Eachchannelcanoutputthemaximumpower800W.Sothemodulecanoutput1600Wwithtwochannelsinparallel.3  FIGURE2.INTERFACEDESCRIPTIONGettingStarted-stepbystepsetupStep1:ConnectinputsourceFIGURE3.CONNECTINPUTConnectoutputloadFIGURE4.CONNECTLOAD4  ConnectauxiliarypowerFIGURE5.CONNECTAUXPOWERConnectthetrimvoltagesourceFIGURE6.CONNECTTRIM Vtrim(V)  Vout(V) 0 8.86 0.5 9.71 1 10.57 1.5 11.42 2 12.31 2.5 13.15 3 14.01 3.5 14.87 4 15.72 4.5 16.55 TABLE2.TRIMvoltagevs.outputvoltage2.5VtrimvoltageispreferredforfirsttestFIGURE7.TRIMvoltagevs.outputvoltageConnecttheexternalEnableswitch(themoduleisdisabledbyshortingpin_22toPin_16.)FIGURE8.CONNECTENABLETheswitchshouldbeclosedbeforepower-upifthepower-upiscontrolledbyenable.Step2:Poweruptheauxiliarypower:12VStep3Powerupthetrimvoltagesource:0-4.5V8910111213141516170246Vtrim Vs VoutVtrim Vs VoutVtrim(V)Vout(V)5  Step4Turnontheinputvoltagesource:150V-450VStep5Opentheenableswitchifitisclosed.AdditionalFunctions(daughterboard-J1)PinDescriptionsPINNUMBERDESCRIPTIONSPIN_1N/APin_2N/APin_3N/APin_4N/APin_5Temperaturemeasureforchannel2Pin_6Syncclocksignalinputofchannel1Pin_75V_SPin_8Syncclocksignalinputofchannel2Pin_9OutputvoltagecontrolPin_10AuxiliarypowerPin_11OutputOVPfaultPin_125V_MPin_13DischargetheinputcapacitorPin_14InputvoltagemeasurementPin_15PrimaryOVPandUVPfaultPin_16GNDofsecondaryPin_17OutputvoltagesettingPin_18Temperaturemeasurementforchannel1Pin_19EnableofprimaryPin_20Enableof5V_SPin_21Enableof5V_MPin_22EnableofpowerstagePin_23CurrentlimitsettingPin_24Outputcurrentmeasurementforchannel2Pin_25CurrentsharesignalPin_26Outputcurrentmeasurementforchannel1Pin_2712V_SPin_28SleepmodesignalPin_29N/APin_30N/APin_31N/APin_32N/ATABLE3.PinDescriptions6  InputvoltageMeasurementInputvoltagecanbemeasuredatJ1_14,andthewaveformatJ1_14(hvm)isaPWMsignal,andtheinputvoltageisproportionaltothedutycycleofthissignal.Therelationshipbetweeninputvoltageanddutycycleisshownbelow: DutyCycle Vin(V) 10%10020%15030%20040%25050%30060%35070%40080%450TABLE4.DUTYCYCLEvs.INPUTVOLTAGEFIGURE9.DUTYCYCLEvs.INPUTVOLTAGEOutputCurrentMeasurementTheoutputcurrentcanbemeasuredatJ1_24(Iout3)andJ1_26(Iout1)whichreflecttheoutputcurrentofChannel1andChannel2respectively.TherelationshipofvoltageofJ1_24(Iout3)andJ1_26(Iout1)andoutputcurrentisshowninthefollowingfigure.V_Iout(V) Current(A)0.161 5 0.184 10 0.247 15 0.311 20 0.392 25 0.458 30 0.54 35 0.627 40 01002003004005000%10%20%30%40%50%60%70%80%90%Duty Cycle Vs Input VoltageDuty Cycle Vs Input Voltage7  0.716 45 0.806 50 0.887 55 0.982 60 1 65 TABLE5.IOUTvoltagevs.OUTPUTCURRENTFIGURE10.IOUTvoltagevs.OUTPUTCURRENTSynchronizationAllchannelscanbesynchronizedbyexternalclock,andthisclocksignalmustmeetthefollowingrequirements:1.Thefrequencymustbeintherangeof200KHz~250KHz2.Thedutycyclemustbeintherangeof10%~30%3.Thepulsevoltageis5VThisclocksignalisappliedtoJ1_6(SYNC1)andJ1_8(SYNC3)tosynchronizethetwochannels.Output OVP fault The J1_11(OUT_OVP) will be pulled  low when the output over voltage protection occurs. The power stage will be latched when the OVP is triggered, and the latch will be reset by toggling the 5V_S. Input OVP and UVP fault The J1_15(priovuv) will be pulled  low when the input OVP or UVP is triggered. The UVP will recover automatically once the input voltage is over the turn‐on threshold, and the OVP need to be unlocked by pulling down the J1_19(enpri) DischargebuscapacitorThebuscapacitorwheninputsourcewasdisconnectedwillbedischargedbya5VvoltageapplyingtoJ1_13(disc).02040608000.511.5Iout VS Output CurrentIout VS Output CurrentVA 8  DisablePrimarydriverTheprimarydrivercanb

1 / 42
下载文档,编辑使用

©2015-2020 m.777doc.com 三七文档.

备案号:鲁ICP备2024069028号-1 客服联系 QQ:2149211541

×
保存成功